Primitive Instantiation for Speed-Area Efficient Architecture Design of Cellular

FCCM Main Page › Forums › Poster Session 1 – Arithmetic and Security › Primitive Instantiation for Speed-Area Efficient Architecture Design of Cellular

Log In Register Lost Password
Viewing 0 reply threads
  • Author
    Posts
    • April 8, 2020 at 6:14 am #1179
      Ken Eguro
      Keymaster

      Primitive Instantiation for Speed-Area Efficient Architecture Design of Cellular Automata based Mageto Logic on FPGA with Built-In Testability – Link for PDF
      Ayan Palchaudhuri (Indian Institute of Technology Kharagpur), and Anindya Sundar Dhar (Indian Institute of Technology Kharagpur)
      Presentation Pending

  • Author
    Posts
Log In Register Lost Password
Viewing 0 reply threads
  • You must be logged in to reply to this topic.