FCCM 2013 Final Program

The 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines Seattle, Washington USA April 28 -30 2013 <u>www.fccm.org</u>

Sunday, April 28th

12:00 PM	Registration Opens	
1:00 - 4:00 PM	Panel Discussion – <u>Reconfigurable Computing in the Era of Dark Silicon</u>	
	Eric Chung (Microsoft Research) chairs this discussion regarding how the FPGA community	
	can react to the realities of dark silicon. The panel will feature:	
	 Doug Burger (Microsoft Research) 	 Mike Butts (Compute Forest)
	 Jan Gray (Gray Research LLC) 	 Chuck Thacker (Microsoft Research)
	 Kees Vissers (Xilinx) 	 John Wawrzynek (UC Berkeley)
4:00 - 6:00 PM	Pico Computing Workshop	
	This tutorial describes Pico Computing's vision for simplifying FPGA development. Pico	
	provides an FPGA framework and a flexible software API that eliminates the typical	
	boilerplate required to develop accelerated applications and/or perform architectural	
	exploration. This workshop will walk users through the Pico framework and development	
	cycle, demonstrating both the software and HDL required to migrate a compute-intensive	
	software application to an accelerated software/ha	rdware solution.
6:00 – 8:00 PM	Welcome Reception – Sponsored by Pico Computing	
	Come relax with your colleagues over drinks and lig	ht hors d'oeuvres.

Monday, April 29th

8:00 AM	Registration Opens	
8:00 - 9:00 AM	Continental Breakfast	
9:00 AM	Opening Remarks by Ken Eguro and Miriam Leeser	
9:10 AM	Session 1: Data Driven Computing Session Chair – Mike Wirthlin	
9:10 AM	<u>Parallel Computation of Skyline Queries</u> <u>Louis Woods</u> ¹ , Gustavo Alonso ¹ , and Jens Teubner ² ¹ FTH Zurich. ² TU Dortmund University	
9:30 AM	<u>Minerva: Accelerating Data Analysis in Next-Generation SSDs</u> <u>Arup De</u> ¹² , Maya Gokhale ² , Rajesh Gupta ¹ , and Steven Swanson ¹ ¹ University of California, San Diego, ² Lawrence Livermore National Laboratory	
9:50 AM	<u>Accelerating Join Operation for Relational Databases with FPGAs (short)</u> Robert Halstead ¹ , Bharat Sukhwani ² , Hong Min ² , <u>Mathew Thoennes</u> ² , Parijat Dube ² , Sameh Asaad ² , and Balakrishna Iyer ³ ¹ University of California Riverside, ² IBM T. J. Watson Research Center, ³ IBM Silicon Valley Lab	
9:55 AM	Boosting Memory Performance of Many-Core FPGA Device through Dynamic PrecedenceGraph (short)Yu Bai, Abigail Fuentes, Michael Riera, Mohammed Alawad, and Mingjie LinUniversity of Central Florida	
10:00 AM	Acceleration of SQL Restrictions and Aggregations through FPGA-based Dynamic Partial <u>Reconfiguration (short)</u> Christopher Dennl, <u>Daniel Ziener</u> , and Jürgen Teich University of Erlangen-Nuremberg	

10:05 AM	Poster Session I and Coffee Break	Session Chair – Justin Tripp
	Binding Hardware IPs to Specific FPGA Device via Inter-twining	the PUF Response with the
	<u>FSM of Sequential Circuits</u> <u>Jiliang Zhang</u> ¹² , Yaping Lin ¹ , Yongqiang Lu ² , Ray C.C. Cheung and Jinian Bian ² ¹ Hunan University ² Tsinghua University ³ City University of H	³ , Wenjie Che ¹ , Qiang Zhou ² ,
	<u>A Delay-based PUF Design Using Multiplexers on FPGA</u> Miaoqing Huang and <u>Shiming Li</u> University of Arkansas	
	A Configurable Architecture for a Visual Saliency system and its A <u>Nandhini Chandramoorthy</u> , Siddharth Advani, Kevin Irick, and Pennsylvania State University	<u>Application in Retail</u> d Vijaykrishnan Narayanan
	<u>Global Atmospheric Simulation on a Reconfigurable Platform</u> Lin Gan ¹ , Haohuan Fu ¹ , <u>Wayne Luk</u> ² , Chao Yang ³ , Wei Xue ¹ , an ¹ Tsinghua University, ² Imperial College London, ³ Chinese Aca	nd Guangwen Yang ¹ demy of Sciences
	FPGA Simulation Engine for Customized Construction of Neural N Jason Cong, Hugh T. Blair, and <u>Di Wu</u> University of California, Los Angeles	<u>/icrocircuit</u>
	<u>The Impact of Hardware Communication on a Heterogeneous Co</u> Shanyuan Gao, Bin Huang, and <u>Ron Sass</u> University of North Carolina at Charlotte	mputing System
	A Fast and Accurate FPGA-Based Fault Injection System Thomas Schweizer, <u>Dustin Peterson</u> , Johannes Maximilian Wolfgang Rosenstiel Eberhard Karls Universität Tübingen	Kuehn, Tommy Kuhn, and
	PLUS POSTERS FOR SHORT PAPERS FROM PAPER SESSION 1	
11:15 AM	Session 2: Hardware Considerations Se	ssion Chair – Jason Anderson
11:15 AM	<u>Accuracy-Performance Tradeoffs on an FPGA Through Overclocki</u> <u>Kan Shi</u> , David Boland and George A. Constantinides Imperial College London	<u>ng</u>
11:35 AM	<u>Safe Overclocking in Tightly Coupled Processor Arrays</u> Alex Brant, Ameer Abdelhadi, Douglas Sim, Tom Tang, Micha University of British Columbia, Vancouver	el Yue, and <u>Guy G.F. Lemieux</u>
11:55 AM	<u>Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx I</u> <u>Eddie Hung</u> , Fatemeh Eslami, and Steven J. E. Wilton University of British Columbia, Vancouver	<u>Devices</u>
12:15 PM	<u>A Case for Heterogeneous Technology-Mapping: Soft versus Harc</u> <u>Madhura Purnaprajna</u> and Paolo lenne Ecole Polytechnique Fédérale de Lausanne (EPFL)	<u>l Multiplexers (short)</u>
12:20 PM	<u>Accurate Thermal-Profile Estimation and Validation for FPGA-Ma</u> <u>Abdulazim Amouri</u> , Hussam Amrouch, Thomas Ebi, Jörg Henk Karlsruhe Institute of Technology (KIT)	i <u>pped Circuits (short)</u> kel, and Mehdi Tahoori

12:25 PM	On-chip Context Save and Restore of Hardware Tasks on Partially Reconfigurable FPGAs	
	(short)	
	Aurelio Morales-Villanueva and <u>Ann Gordon-Ross</u> University of Florida, Gainesville	
12:30 PM	Lunch	
2:00 PM	Session 3: Applications I Session Chair – Matthew French	
2:00 PM	A High Throughput No-Stall Golomb-Rice Hardware Decoder	
	Roger Moussalli, Walid Najjar, Xi Luo, and Amna Khan	
	University of California Riverside	
2:20 PM	Image Segmentation Using Hardware Forest Classifiers	
	<u>Neil Pittman¹</u> , Alessandro Forin ¹ , Antonio Criminisi ² , Jamie Shotton ² , and Atabak Mahram ³	
	¹ Microsoft Research Redmond, ² Microsoft Research Cambridge, ³ Boston University	
2:40 PM	A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform (short)	
	Qing Sun, Jiang Jiang, <u>Yongxin Zhu</u> , and Yuzhuo Fu	
	Shanghai Jiao Tong University	
2:45 PM	High Speed Video Processing Using Fine-Grained Processing on FPGA Platform (short)	
	Zhi Ping Ang, Akash Kumar, and Yajun Ha	
	National University of Singapore	
2:50 PM	Poster Session II and Coffee Break	
2.50 DN4	Posters for short papers from Paper Sessions 2 and 3	
3:50 PIVI 2:50 DM	Session 4: 100is Session Chair – Sunaib A. Fanmy	
5.50 PIVI	Oijing Huang Ruolong Lian Andrew Canis Jongsok Choi Ryan Xi Stephen Brown and	
	Jason Anderson	
	University of Toronto	
4:10 PM	Automating Elimination of Idle Functions by Run-Time Reconfiguration	
	Xinyu Niu ¹ , Thomas Chau ¹ , Qiwei Jin ¹ , Wayne Luk ¹ and Qiang Liu ²	
	¹ Imperial College London, ² Tianjin University	
4:30 PM	Open-Source Bitstream Generation	
	<u>Ritesh Kumar Soni¹², Neil Steiner², and Matthew French²</u>	
	¹ Virginia Tech, ² University of Southern California – Information Sciences Institute	
4:50 PM	ShrinkWrap: Compiler-Enabled Optimization and Customization of Soft Memory Interconnects	
	(short)	
	Eric Chung ¹ and Michael Papamichael ²	
	¹ Microsoft Research, ² Carnegie Mellon University	
4:55 PM	PRML: A Modeling Language for Rapid Design Exploration of Partially Reconfigurable FPGAs	
	(short)	
	Rohit Kumar and Ann Gordon-Ross	
C-00 DN4	University of Florida, Gainesville	
6:00 PM	Demo Night Banquet This informal show and tell over dinner and drinks is a long standing and exciting ECCM	
	tradition. This is a great opportunity to discuss your work with attendees in a relaxed setting	
	During the quant we will also take time to be as 20.	
	During the event, we will also take time to nonor 20 years of FUCIM by presenting awards to	
	edition proceedings containing the most significant papers presented at the conference	
	through the years.	

Tuesday, April 30th

8:00 AM	Registration Opens	
8:00 - 9:00 AM	Solarflare University Program Breakfast	
	Start your day right with Solarflare's Breakfast Reception! Learn about Solarflare's new	
	University Program that provides FPGA-based products for classroom instruction in Computer	
	Science and Computer Engineering and enables Computer Science researchers to pioneer	
	advances in Custom Compute through the use of Solarflare's ADE (ApplicationOnioad Engine)	
	nlease visit http://www.solarflare.com/University-Program	
9:00 AM	Session 5: Networking Session Chair – Gordon Brebner	
9:00 AM	Atacama: An Open FPGA-based Platform for Mixed-Criticality Communication in Multi-	
	Segmented Ethernet Networks	
	<u>Gonzalo Carvajal¹</u> , Miguel Figueroa ¹ , Robert Trausmuth ² , and Sebastian Fischmeister ³	
	¹ Universidad de Concepcion, ² UAS Technikum Wien, ³ University of Waterloo	
9:20 AM	Latency-Optimized Networks for Clustering FPGAs	
	Trevor Bunker and Steven Swanson	
	University of California, San Diego	
9:40 AM	A Range and Scaling Study of an FPGA-based Digital Wireless Channel Emulator	
	Scott Buscemi ¹ , Will Kritikos ² , and Ron Sass ²	
	¹ SPAWAR Systems Center Atlantic, ² University of North Carolina at Charlotte	
10:00 AM	Enabling Hardware Exploration in Software-Defined Networking: A Flexible, Portable	
	<u>OpenFlow Switch (short)</u>	
	Asif Khan ¹ and Nirav Dave ²	
	-MIT – CSAIL, -SRI International	
10:05 AM	An FPGA based PCIE Root Complex Architecture for Standalone SOPCs (short)	
	Yingjie Cao ⁺ , <u>Yongxin Zhu</u> ⁺ , Xu Wang ⁺ , Jiang Jiang ⁺ , and Meikang Qiu ⁺	
10.10 0.04	Shanghai Jiaotong University, University of Kentucky	
10:10 AIVI	A Multithreaded VLIW Soft Processor Family	
	Kalin Ovtcharov, Ilian Tili, and J. Gregory Steffan	
	University of Toronto	
	Exploring manycore multinode systems for irregular applications with FPGA prototyping	
	Marco Ceriani ¹ , Simone Secchi ² , <u>Antonino Tumeo</u> ³ , Oreste Villa ³ , and Gianluca Palermo ¹	
	¹ Politecnico di Milano, ² Università di Cagliari, ³ Pacific Northwest National Laboratory	
	Memory Access Scheduling on the Convey HC-1	
	Zheming Jin and Jason D. Bakos	
	University of South Carolina	
	An Approach to a Fully Automated Partial Reconfiguration Design Flow	
	Kizheppatt Vipin and <u>Suhaib A. Fahmy</u>	
	Nanyang Technological University	
	An Evaluation of High-Performance Embedded Processing on MPPAs	
	Zain-ul-Abdin and Bertil Svensson	
	Halmstad University	

	A Soft Coarse-Grained Reconfigurable Array Based High-level Synthesis Methodology:	
	Promoting Design Productivity and Exploring Extreme FPGA Frequency	
	Cheng Liu, Colin Lin Yu, and <u>Hayden Kwok-Hay So</u>	
44.20 484	PLUS POSTERS FOR SHORT PAPERS FROM PAPER SESSIONS 4 AND 5	
11:20 AIVI	Session 6: Applications II Session Chair – Nachiket Kapre	
11.20 Aiv	Application Composition and Communication Optimization of iterative solvers using FEGAS Abid Rafique ¹ Nachiket Kapre ² and George Constantinides ¹	
	¹ Imperial College London, ² Nanyang Technological University	
11.40 44	The second	
11:40 AIV	Parallel generation of Gaussian random numbers using the Table-Hadamara transform	
	David momas	
12:00 PN	Hardware-Software Codesign for Embedded Numerical Accelerators (short)	
	Ranko Sredojević, <u>Andrew Wright</u> , and Vladimir Stojanović	
	MIT	
12:05 PN	FAssem : FPGA based Acceleration of De Novo Genome Assembly (short)	
	Sharat Chandra Varma Bogaraju ⁺ , Paul Kolin ⁺ , M Balakrishnan ⁺ , and Dominique Lavenier ⁻	
	Indian institute of rechnology Deifii, TRISA / INRIA	
12:10 PM	Accelerating the Computation of Induced Dipoles for Molecular Mechanics with Dataflow	
	Engines (short) $\overline{2}$ $\overline{2}$	
	Frederico Pratas , Diego Oriato ⁻ , Oliver Pell ⁻ , Kicardo Mata ⁻ , and Leonel Sousa	
42.45 514		
12:15 PIV		
12:15 PM 1:45 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow	
12:15 PM 1:45 PM 1:45 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms	
12:15 PM 1:45 PM 1:45 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis	
12:15 PM 1:45 PM 1:45 PM	Cunch Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London	
12:15 PM 1:45 PM 1:45 PM 2:05 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device	
12:15 PM 1:45 PM 1:45 PN 2:05 PN	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Models	
12:15 PM 1:45 PM 1:45 PM 2:05 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre	
12:15 PM 1:45 PM 1:45 PN 2:05 PM	Lunch Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University	
12:15 PM 1:45 PM 1:45 PM 2:05 PM 2:25 PM	Lunch Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short)	
12:15 PM 1:45 PM 1:45 PM 2:05 PM 2:25 PM	Lunch Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ²	
12:15 PM 1:45 PM 1:45 PM 2:05 PM 2:25 PM	Lunch Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University	
12:15 PM 1:45 PM 1:45 PM 2:05 PM 2:25 PM 2:30 PM	Lunch Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University	
12:15 PM 1:45 PM 1:45 PM 2:05 PM 2:25 PM 2:30 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation (short) Martin Langhammer and Bogdan Pasca	
12:15 PM 1:45 PM 2:05 PM 2:25 PM 2:30 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation (short) Martin Langhammer and Bogdan Pasca Altera European Technology Centre	
12:15 PM 1:45 PM 1:45 PM 2:05 PM 2:25 PM 2:30 PM 2:35 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation (short) Martin Langhammer and Bogdan Pasca Altera European Technology Centre	
12:15 PM 1:45 PM 1:45 PM 2:05 PM 2:25 PM 2:30 PM 2:35 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation (short) Martin Langhammer and Bogdan Pasca Altera European Technology Centre High-Level Description and Synthesis of Floating-Point Accumulators on FPGA (short) Marc-Andre Daigneault and Jean Pierre David To be be being and Martinel	
12:15 PM 1:45 PM 2:05 PM 2:25 PM 2:30 PM 2:35 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation (short) Martin Langhammer and Bogdan Pasca Altera European Technology Centre High-Level Description and Synthesis of Floating-Point Accumulators on FPGA (short) Marc-Andre Daigneault and Jean Pierre David Ecole Polytechnique de Montral	
12:15 PM 1:45 PM 2:05 PM 2:25 PM 2:30 PM 2:35 PM 2:35 PM	Lunch Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation (short) Martin Langhammer and Bogdan Pasca Altera European Technology Centre High-Level Description and Synthesis of Floating-Point Accumulators on FPGA (short) Marc-Andre Daigneault and Jean Pierre David Ecole Polytechnique de Montral Poster Session IV and Coffee Break Poster Session IV and Coffee Break	
12:15 PM 1:45 PM 1:45 PM 2:05 PM 2:25 PM 2:30 PM 2:35 PM 2:35 PM 3:40 PM	Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation (short) Martin Langhammer and Bogdan Pasca Altera European Technology Centre High-Level Description and Synthesis of Floating-Point Accumulators on FPGA (short) Marc-Andre Daigneault and Jean Pierre David Ecole Polytechnique de Montral Poster Session IV and Coffee Break Posters for short papers from Paper Sessions 6 and 7	
12:15 PM 1:45 PM 1:45 PM 2:05 PM 2:25 PM 2:30 PM 2:35 PM 2:35 PM 3:40 PM 3:40 PM	Lunch Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation (short) Martin Langhammer and Bogdan Pasca Altera European Technology Centre High-Level Description and Synthesis of Floating-Point Accumulators on FPGA (short) Marc-Andre Daigneault and Jean Pierre David Ecole Polytechnique de Montral Poster Session IV and Coffee Break Posters for short papers from Paper Sessions 6 and 7 Session 8: Applications III Session Chair – Ron Sass Reconfiaurable Acceleration of Short Read Mapping	
12:15 PM 1:45 PM 1:45 PM 2:05 PM 2:25 PM 2:30 PM 2:35 PM 2:35 PM 3:40 PM 3:40 PM	Lunch Session 7: Arithmetic Session Chair – Kyle Rupnow On Optimizing the Arithmetic Precision of MCMC Algorithms Grigorios Mingas, Farhan Rahman, and Christos-Savvas Bouganis Imperial College London Imperial College London Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models Nachiket Kapre Nanyang Technological University Efficient Large Integer Squarers on FPGA (short) Simin Xu ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation (short) Martin Langhammer and Bogdan Pasca Altera European Technology Centre High-Level Description and Synthesis of Floating-Point Accumulators on FPGA (short) Marc-Andre Daigneault and Jean Pierre David Ecole Polytechnique de Montral Poster Session IV and Coffee Break Posters for short papers from Paper Sessions 6 and 7 Session 8: Applications III Session Chair – Ron Sass Reconfigurable Acceleration of Short Read Mapping James Arram ¹ , Kuen Hung Tsoi ¹ , Wayne Luk ¹ , and Peiyong Jiang ²	

4:00 PM	An FPGA-Based Data Flow Engine For Gaussian Copula Model	
	Huabin Ruan ¹ , Xiaomeng Huang ¹ , Haohuan Fu ¹ , Guangwen Yang ¹ , Wayne Luk ² , Sebastien	
	Racaniere ³ , Oliver Pell ³ , and Wenjing Han ⁴	
	¹ Tsinghua University, ² Imperial College London, ³ Maxeler Technologies, ⁴ Harbin Institute	
	of Technology	
4:20 PM	Wrap Up and Best Paper Awards	