# Fast Design Space Exploration using Vivado HLS: Non-Binary LDPC Decoders

Joao Andrade\*, Nithin George<sup>†</sup>, Kimon Karras<sup>‡</sup>, David Novo<sup>†</sup>, Vitor Silva\*, Paolo lenne<sup>†</sup>, Gabriel Falcao\* \* Instituto de Telecomunicações, Dept. Electrical and Computer Engineering, Univ. of Coimbra, Portugal <sup>†</sup> École Polytechnique Fédérale de Lausanne (EPFL), School of Comp. and Comm. Sciences, Switzerland <sup>‡</sup> Xilinx Research Labs, Dublin, Ireland



Universidade de Coimbra



#### Introduction: Non-binary LDPC Decoder on FPGAs

► We explore a complex error-correction signal processing algorithm: In non-binary LDPC decoding (FFT-SPA)



## **Proposed Accelerator Optimizations**

- Table 2 Optimizations carried out for each solution. Solutions Optimizations  $|\mathsf{I}| |\mathsf{II}| |\mathsf{IV}| \vee |\mathsf{V}|$ Unrolling Pipelining Array partitioning
- ► We combined the following optimizations to the **6** tested solutions:
- ▷ loop unrolling (II, V) ▷ loop pipelining (III, VI) ▷ array partitioning (IV, V, VI)
- Opt. directives are not applied until code refactoring in some cases
- Every dimension where parallelism is exploited must be defined in its particular loop, otherwise unrolling or pipelining becomes unbearable to manage

Fig. 1 Non-binary LDPC factor graph example and message-passing algorithm.

► We utilize a high-level synthesis tool to design an LDPC decoder FPGA accelerator

► Vivado HLS allows:

Fast design space exploration via directive optimizations ▷ C/C++ code as input for generating an FPGA accelerator

### **Proposed LDPC Decoder Accelerator**



#### **LDPC** decoder characteristics

- ▶ **3**-dimensions of computation:
  - ► **N**×**d**/**M**×**d**<sub>c</sub> probability mass
  - ▶ 2<sup>m</sup> probabilities per *pmf*

  - $\mathbf{P}^{\mathbf{m}}$  is the Galois field dimension

each dimension is defined over a

- ▷ in fact, some optimization configurations do not complete the C-synthesis
- ▶ pipeline is targeted at II=1
- unrolling is complete

## **Experimental Results: Latency vs. LUTs utilization**



Fig. 4 Latency and clock frequency of operation of each LDPC accelerator solution for  $GF(\{2^2, 2^3, 2^4\})$ .

- Applying the different optimizations we obtain a set of pareto points with tradeoffs in frequency and LUTs utilization:
  - providing more memory ports (higher bandwidth) is useful only if ALUs consume data

 $\triangleright$  clock frequencies across the solutions can vary widely (160 $\sim$ 260) MHz

- pipelining has diminishing returns in latency reduction
  - (depermute/permute) for increasing Galois Field dimensions

#### **Comparison with RTL-based Decoders**

## Under the hood transformations:

▶ 3 different nested loop structures:

- > cn\_proc/vn\_proc: 3 loops triple-nested
- > depermute/permute: 2 loops double-nested
- > fwht: 5 loops triple-nested
- no computation performed directly on DRAM data

 $\rightarrow$  high bandwidth available but **high latency** of access

In data is moved to BRAM memory for computation at prologue and to DRAM memory at epilogue

## **High-Level Architecture**





latency ( $\mu$ s) vs. LUTs utilization (%).

- LUT utilization grows with the Galois Field dimension
  - > Pareto points observed clearly illustrate the diminishing returns in the latency for LUTs tradeoff
- ► We can settle for the optimized solution VI and increase the number K of instantiated LDPC decoder accelerators on the high-level architecture
- RTL-based circuits still achieve higher performances but we reach quite close even though **HLS** is being used ▶ approx. 50% dec. throughput

Fig. 3 High-level architecture and die shot with  $\mathbf{3}$  decoders P&R'd.

Vivado HLS exports an accelerator design as an IP-XACT without **external I/O**, clock interface or AXI4 data movers ▶ 1 DRAM and AXI-M controllers per SODIMM (2) ▶ 1 port on AXI-M controllers per accelerator instantiated (K)

IEEE computer society 23rd IEEE FCCM May 3-5, Vancouver, BC, Canada

## but only for several **K** instantiated decoders

#### Conclusions

- > We show that combining the correct optimizations we are able to reach within 50% of RTL-based LDPC decoders
- Programming language is the same but programming model is different Code refactoring is still required
  - Exploited parallelism dimensions are exposed in proper loop structures
- By instantiating the accelerators in a suitable high-level architecture we are able to fit multiple accelerators **further elevating the parallelism level**

• U C • FCTUC FACULDADE DE CIÊNCIAS E TECNOLOGIA instituto de telecomunicacões This work supported by the Portuguese Fundação para a Ciência e Tecnologia (FCT) under grants UID/EEA/50008/2013 and SFRH/BD/78238/2011.