

FCCM 2013 Final Program

The 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines
Seattle, Washington USA April 28 -30 2013 www.fccm.org

Sunday, April 28th

12:00 PM	Registration Opens
1:00 - 4:00 PM	<p>Panel Discussion – Reconfigurable Computing in the Era of Dark Silicon Eric Chung (Microsoft Research) chairs this discussion regarding how the FPGA community can react to the realities of dark silicon. The panel will feature:</p> <ul style="list-style-type: none"> • Doug Burger (Microsoft Research) • Jan Gray (Gray Research LLC) • Kees Vissers (Xilinx) • Mike Butts (Compute Forest) • Chuck Thacker (Microsoft Research) • John Wawrzynek (UC Berkeley)
4:00 - 6:00 PM	<p>Pico Computing Workshop This tutorial describes Pico Computing’s vision for simplifying FPGA development. Pico provides an FPGA framework and a flexible software API that eliminates the typical boilerplate required to develop accelerated applications and/or perform architectural exploration. This workshop will walk users through the Pico framework and development cycle, demonstrating both the software and HDL required to migrate a compute-intensive software application to an accelerated software/hardware solution.</p>
6:00 – 8:00 PM	<p>Welcome Reception – Sponsored by Pico Computing Come relax with your colleagues over drinks and light hors d'oeuvres.</p>

Monday, April 29th

8:00 AM	Registration Opens
8:00 - 9:00 AM	Continental Breakfast
9:00 AM	Opening Remarks by Ken Eguro and Miriam Leeser
9:10 AM	Session 1: Data Driven Computing Session Chair – Mike Wirthlin
9:10 AM	<p><u><i>Parallel Computation of Skyline Queries</i></u> Louis Woods¹, Gustavo Alonso¹, and Jens Teubner² ¹ETH Zurich, ²TU Dortmund University</p>
9:30 AM	<p><u><i>Minerva: Accelerating Data Analysis in Next-Generation SSDs</i></u> Arup De^{1,2}, Maya Gokhale², Rajesh Gupta¹, and Steven Swanson¹ ¹University of California, San Diego, ²Lawrence Livermore National Laboratory</p>
9:50 AM	<p><u><i>Accelerating Join Operation for Relational Databases with FPGAs (short)</i></u> Robert Halstead¹, Bharat Sukhwani², Hong Min², Mathew Thoennes², Parijat Dube², Sameh Asaad², and Balakrishna Iyer³ ¹University of California Riverside, ²IBM T. J. Watson Research Center, ³IBM Silicon Valley Lab</p>
9:55 AM	<p><u><i>Boosting Memory Performance of Many-Core FPGA Device through Dynamic Precedence Graph (short)</i></u> Yu Bai, Abigail Fuentes, Michael Riera, Mohammed Alawad, and Mingjie Lin University of Central Florida</p>
10:00 AM	<p><u><i>Acceleration of SQL Restrictions and Aggregations through FPGA-based Dynamic Partial Reconfiguration (short)</i></u> Christopher Dennl, Daniel Ziener, and Jürgen Teich University of Erlangen-Nuremberg</p>

10:05 AM	Poster Session I and Coffee Break Session Chair – Justin Tripp	
	<p><u>Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF Response with the FSM of Sequential Circuits</u> Jiliang Zhang^{1,2}, Yaping Lin¹, Yongqiang Lu², Ray C.C. Cheung³, Wenjie Che¹, Qiang Zhou², and Jinian Bian² ¹Hunan University, ²Tsinghua University, ³City University of Hong Kong</p> <p><u>A Delay-based PUF Design Using Multiplexers on FPGA</u> Miaoqing Huang and <u>Shiming Li</u> University of Arkansas</p> <p><u>A Configurable Architecture for a Visual Saliency system and its Application in Retail</u> <u>Nandhini Chandramoorthy</u>, Siddharth Advani, Kevin Irick, and Vijaykrishnan Narayanan Pennsylvania State University</p> <p><u>Global Atmospheric Simulation on a Reconfigurable Platform</u> Lin Gan¹, Haohuan Fu¹, <u>Wayne Luk</u>², Chao Yang³, Wei Xue¹, and Guangwen Yang¹ ¹Tsinghua University, ²Imperial College London, ³Chinese Academy of Sciences</p> <p><u>FPGA Simulation Engine for Customized Construction of Neural Microcircuit</u> Jason Cong, Hugh T. Blair, and <u>Di Wu</u> University of California, Los Angeles</p> <p><u>The Impact of Hardware Communication on a Heterogeneous Computing System</u> Shanyuan Gao, Bin Huang, and <u>Ron Sass</u> University of North Carolina at Charlotte</p> <p><u>A Fast and Accurate FPGA-Based Fault Injection System</u> Thomas Schweizer, <u>Dustin Peterson</u>, Johannes Maximilian Kuehn, Tommy Kuhn, and Wolfgang Rosenstiel Eberhard Karls Universität Tübingen</p> <p>PLUS POSTERS FOR SHORT PAPERS FROM PAPER SESSION 1</p>	
11:15 AM	Session 2: Hardware Considerations Session Chair – Jason Anderson	
11:15 AM	<p><u>Accuracy-Performance Tradeoffs on an FPGA Through Overclocking</u> Kan Shi, David Boland and George A. Constantinides Imperial College London</p> <p>11:35 AM <u>Safe Overclocking in Tightly Coupled Processor Arrays</u> Alex Brant, Ameer Abdelhadi, Douglas Sim, Tom Tang, Michael Yue, and <u>Guy G.F. Lemieux</u> University of British Columbia, Vancouver</p> <p>11:55 AM <u>Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices</u> Eddie Hung, Fatemeh Eslami, and Steven J. E. Wilton University of British Columbia, Vancouver</p> <p>12:15 PM <u>A Case for Heterogeneous Technology-Mapping: Soft versus Hard Multiplexers (short)</u> <u>Madhura Purnaprajna</u> and Paolo lenne Ecole Polytechnique Fédérale de Lausanne (EPFL)</p> <p>12:20 PM <u>Accurate Thermal-Profile Estimation and Validation for FPGA-Mapped Circuits (short)</u> <u>Abdulazim Amouri</u>, Hussam Amrouch, Thomas Ebi, Jörg Henkel, and Mehdi Tahoori Karlsruhe Institute of Technology (KIT)</p>	

12:25 PM	<u><i>On-chip Context Save and Restore of Hardware Tasks on Partially Reconfigurable FPGAs (short)</i></u> Aurelio Morales-Villanueva and <u>Ann Gordon-Ross</u> University of Florida, Gainesville
12:30 PM	Lunch
2:00 PM	Session 3: Applications I Session Chair – Matthew French
2:00 PM	<u><i>A High Throughput No-Stall Golomb-Rice Hardware Decoder</i></u> Roger Moussalli, Walid Najjar, Xi Luo, and Amna Khan University of California Riverside
2:20 PM	<u><i>Image Segmentation Using Hardware Forest Classifiers</i></u> <u>Neil Pittman</u> ¹ , Alessandro Forin ¹ , Antonio Criminisi ² , Jamie Shotton ² , and Atabak Mahram ³ ¹ Microsoft Research Redmond, ² Microsoft Research Cambridge, ³ Boston University
2:40 PM	<u><i>A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform (short)</i></u> Qing Sun, Jiang Jiang, <u>Yongxin Zhu</u> , and Yuzhuo Fu Shanghai Jiao Tong University
2:45 PM	<u><i>High Speed Video Processing Using Fine-Grained Processing on FPGA Platform (short)</i></u> <u>Zhi Ping Ang</u> , Akash Kumar, and Yajun Ha National University of Singapore
2:50 PM	Poster Session II and Coffee Break Posters for short papers from Paper Sessions 2 and 3
3:50 PM	Session 4: Tools Session Chair – Suhaib A. Fahmy
3:50 PM	<u><i>The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs</i></u> <u>Qijing Huang</u> , Ruolong Lian, Andrew Canis, Jongsok Choi, Ryan Xi, Stephen Brown and Jason Anderson University of Toronto
4:10 PM	<u><i>Automating Elimination of Idle Functions by Run-Time Reconfiguration</i></u> <u>Xinyu Niu</u> ¹ , Thomas Chau ¹ , Qiwei Jin ¹ , Wayne Luk ¹ and Qiang Liu ² ¹ Imperial College London, ² Tianjin University
4:30 PM	<u><i>Open-Source Bitstream Generation</i></u> <u>Ritesh Kumar Soni</u> ^{1,2} , Neil Steiner ² , and Matthew French ² ¹ Virginia Tech, ² University of Southern California – Information Sciences Institute
4:50 PM	<u><i>ShrinkWrap: Compiler-Enabled Optimization and Customization of Soft Memory Interconnects (short)</i></u> <u>Eric Chung</u> ¹ and Michael Papamichael ² ¹ Microsoft Research, ² Carnegie Mellon University
4:55 PM	<u><i>PRML: A Modeling Language for Rapid Design Exploration of Partially Reconfigurable FPGAs (short)</i></u> Rohit Kumar and <u>Ann Gordon-Ross</u> University of Florida, Gainesville
6:00 PM	Demo Night Banquet This informal show-and-tell over dinner and drinks is a long standing and exciting FCCM tradition. This is a great opportunity to discuss your work with attendees in a relaxed setting! During the event, we will also take time to honor 20 years of FCCM by presenting awards to the authors and papers selected to appear in our FCCM20 highlights volume – a special-edition proceedings containing the most significant papers presented at the conference through the years.

Tuesday, April 30th

8:00 AM	Registration Opens	
8:00 - 9:00 AM	Solarflare University Program Breakfast Start your day right with Solarflare's Breakfast Reception! Learn about Solarflare's new University Program that provides FPGA-based products for classroom instruction in Computer Science and Computer Engineering and enables Computer Science researchers to pioneer advances in Custom Compute through the use of Solarflare's AOE (ApplicationOnload Engine) hardware and development kits. For more information on Solarflare's University Program, please visit http://www.solarflare.com/University-Program	
9:00 AM	Session 5: Networking Session Chair – Gordon Brebner	
	<p>9:00 AM <u><i>Atacama: An Open FPGA-based Platform for Mixed-Criticality Communication in Multi-Segmented Ethernet Networks</i></u> <u>Gonzalo Carvajal¹, Miguel Figueroa¹, Robert Trausmuth², and Sebastian Fischmeister³</u> ¹Universidad de Concepcion, ²UAS Technikum Wien, ³University of Waterloo</p> <p>9:20 AM <u><i>Latency-Optimized Networks for Clustering FPGAs</i></u> <u>Trevor Bunker and Steven Swanson</u> University of California, San Diego</p> <p>9:40 AM <u><i>A Range and Scaling Study of an FPGA-based Digital Wireless Channel Emulator</i></u> <u>Scott Buscemi¹, Will Kritikos², and Ron Sass²</u> ¹SPAWAR Systems Center Atlantic, ²University of North Carolina at Charlotte</p> <p>10:00 AM <u><i>Enabling Hardware Exploration in Software-Defined Networking: A Flexible, Portable OpenFlow Switch (short)</i></u> <u>Asif Khan¹ and Nirav Dave²</u> ¹MIT – CSAIL, ²SRI International</p> <p>10:05 AM <u><i>An FPGA based PCIE Root Complex Architecture for Standalone SOPCs (short)</i></u> <u>Yingjie Cao¹, Yongxin Zhu¹, Xu Wang¹, Jiang Jiang¹, and Meikang Qiu²</u> ¹Shanghai Jiaotong University, ²University of Kentucky</p>	
10:10 AM	Poster Session III and Coffee Break Session Chair – Mike Butts	
	<p><u><i>A Multithreaded VLIW Soft Processor Family</i></u> <u>Kalin Ovtcharov, Ilian Tili, and J. Gregory Steffan</u> University of Toronto</p> <p><u><i>Exploring manycore multinode systems for irregular applications with FPGA prototyping</i></u> <u>Marco Ceriani¹, Simone Secchi², Antonino Tumeo³, Oreste Villa³, and Gianluca Palermo¹</u> ¹Politecnico di Milano, ²Università di Cagliari, ³Pacific Northwest National Laboratory</p> <p><u><i>Memory Access Scheduling on the Convey HC-1</i></u> <u>Zheming Jin and Jason D. Bakos</u> University of South Carolina</p> <p><u><i>An Approach to a Fully Automated Partial Reconfiguration Design Flow</i></u> <u>Kizheppatt Vipin and Suhaib A. Fahmy</u> Nanyang Technological University</p> <p><u><i>An Evaluation of High-Performance Embedded Processing on MPPAs</i></u> <u>Zain-ul-Abdin and Bertil Svensson</u> Halmstad University</p>	

A Soft Coarse-Grained Reconfigurable Array Based High-level Synthesis Methodology: Promoting Design Productivity and Exploring Extreme FPGA Frequency

Cheng Liu, Colin Lin Yu, and Hayden Kwok-Hay So
The University of Hong Kong

PLUS POSTERS FOR SHORT PAPERS FROM PAPER SESSIONS 4 AND 5

11:20 AM	Session 6: Applications II	Session Chair – Nachiket Kapre
11:20 AM	<u>Application Composition and Communication Optimization of Iterative Solvers using FPGAs</u> <u>Abid Rafique</u> ¹ , Nachiket Kapre ² , and George Constantinides ¹ ¹ Imperial College London, ² Nanyang Technological University	
11:40 AM	<u>Parallel generation of Gaussian random numbers using the Table-Hadamard transform</u> <u>David Thomas</u> Imperial College London	
12:00 PM	<u>Hardware-Software Codesign for Embedded Numerical Accelerators (short)</u> Ranko Sredojevic, <u>Andrew Wright</u> , and Vladimir Stojanovic MIT	
12:05 PM	<u>FAssem : FPGA based Acceleration of De Novo Genome Assembly (short)</u> <u>Sharat Chandra Varma Bogaraju</u> ¹ , Paul Kolin ¹ , M Balakrishnan ¹ , and Dominique Lavenier ² ¹ Indian Institute of Technology Delhi, ² IRISA / INRIA	
12:10 PM	<u>Accelerating the Computation of Induced Dipoles for Molecular Mechanics with Dataflow Engines (short)</u> <u>Frederico Pratas</u> ¹² , Diego Oriato ² , Oliver Pell ² , Ricardo Mata ³ , and Leonel Sousa ¹ ¹ NESC-ID/IST, ² Maxeler Technologies, ³ Institut für Physikalische Chemie	
12:15 PM	Lunch	
1:45 PM	Session 7: Arithmetic	Session Chair – Kyle Rupnow
1:45 PM	<u>On Optimizing the Arithmetic Precision of MCMC Algorithms</u> <u>Grigorios Mingas</u> , Farhan Rahman, and Christos-Savvas Bouganis Imperial College London	
2:05 PM	<u>Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models</u> <u>Nachiket Kapre</u> Nanyang Technological University	
2:25 PM	<u>Efficient Large Integer Squarers on FPGA (short)</u> <u>Simin Xu</u> ¹ , Suhaib A Fahmy ² , and Ian V McLoughlin ² ¹ Xilinx Asia Pacific, ² Nanyang Technological University	
2:30 PM	<u>Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation (short)</u> <u>Martin Langhammer</u> and Bogdan Pasca Altera European Technology Centre	
2:35 PM	<u>High-Level Description and Synthesis of Floating-Point Accumulators on FPGA (short)</u> <u>Marc-Andre Daigneault</u> and Jean Pierre David Ecole Polytechnique de Montral	
2:40 PM	Poster Session IV and Coffee Break	
	Posters for short papers from Paper Sessions 6 and 7	
3:40 PM	Session 8: Applications III	Session Chair – Ron Sass
3:40 PM	<u>Reconfigurable Acceleration of Short Read Mapping</u> <u>James Arram</u> ¹ , Kuen Hung Tsoi ¹ , Wayne Luk ¹ , and Peiyong Jiang ² ¹ Imperial College London, ² The Chinese University of Hong Kong	

4:00 PM *An FPGA-Based Data Flow Engine For Gaussian Copula Model*

Huabin Ruan¹, Xiaomeng Huang¹, Haohuan Fu¹, Guangwen Yang¹, Wayne Luk², Sebastien Racaniere³, Oliver Pell³, and Wenjing Han⁴

¹Tsinghua University, ²Imperial College London, ³Maxeler Technologies, ⁴Harbin Institute of Technology

4:20 PM

Wrap Up and Best Paper Awards